About hdl-registers

The hdl-registers project is an open-source HDL register code generator fast enough to run in real time. It makes FPGA/ASIC development more fun by automating a lot of time-consuming manual work. It also minimizes the risk of bugs by removing the need for duplicate information. Read more

To install the Python package, see Installation. To check out the source code go to the github page. The following features are supported:

• Register fields

  • Bit.

  • Signed/unsigned fixed-point bit vector.

  • Enumeration.

  • Positive/negative-range integer.

• Register arrays.

• Default registers.

• Register constants.

Registers can be defined using a TOML/JSON data file or the Python API. The following code can be generated:

• VHDL

  • AXI-Lite register file wrapper using native VHDL types for register fields.

  • Simulation support package.

• C++

  • Abstract interface header for unit test mocking.

  • Class header.

  • Class implementation with setters and getters for registers and fields.

• C header with register addresses and field information.

• HTML website with documentation of registers and fields.

The tool can also be extended by writing your own code generator using a simple but powerful API.

This project is mature and used in many production environments. The maintainers place high focus on quality, with everything having good unit test coverage and a thought-out structure.