This document is a specification for the register interface of the FPGA module caesar.
This file is automatically generated by hdl-registers version 5.2.1-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2024-05-13 20:51 at commit 3352559b4412d7fa. Register hash 63be428c338de995443d8eb5fc42bc0b260667ae.
The following register modes are available.
| Mode | Description |
|---|---|
| Read | Bus can read a value that fabric provides. |
| Write | Bus can write a value that is available for fabric usage. |
| Read, Write | Bus can write a value and read it back. The written value is available for fabric usage. |
| Write-pulse | Bus can write a value that is asserted for one clock cycle in fabric. |
| Read, Write-pulse | Bus can read a value that fabric provides. Bus can write a value that is asserted for one clock cycle in fabric. |
The following registers make up the register map.
| Name | Index | Address | Mode | Default value | Description |
|---|---|---|---|---|---|
| config | 0 | 0x0000 | Read, Write | 0x5 | Configuration register. |
| tuser | 3:0 | 0b0101 | Value to set for TUSER in the data stream. | ||
| tid | 11:4 | 0b00000000 | Value to set for TID in the data stream. |
This module does not have any constants.