This document is a specification for the register interface of the FPGA module caesar.
This file is automatically generated by hdl-registers version 8.0.1-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2025-05-08 20:52 at Git commit f53f19ab11e0. Register hash d4bbf353ec4cd79009cabb4c3f23dbd4cce80525.
The following register modes are available.
| Mode | Description |
|---|---|
Read |
Software can read a value that hardware provides. |
Write |
Software can write a value that is available for hardware usage. |
Read, Write |
Software can write a value and read it back. The written value is available for hardware usage. |
Write-pulse |
Software can write a value that is asserted for one clock cycle in hardware. |
Read, Write-pulse |
Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware. |
The following registers make up the register list.
| Name | Index | Address | Mode | Default value | Description |
|---|---|---|---|---|---|
conf |
0 |
0x0000 |
Read, Write |
0xF35 |
Configuration register. |
tuser |
3:0 |
0b0101 |
Value to set for TUSER in the data stream. |
||
tid |
11:4 |
0b11110011 |
Value to set for TID in the data stream. |
||
tdest |
14:12 |
0b000 |
Value to set for TDEST in the data stream. |
This module does not have any constants.