This document is a specification for the register interface of the FPGA module caesar.
This file is automatically generated by hdl-registers version 6.1.1-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2024-11-20 20:51 at commit 547d42cf1aaa5f86. Register hash 1ecf37f7c369c21ef84ea12a6fc33d66ea911b91.
The following register modes are available.
| Mode | Description |
|---|---|
| Read | Software can read a value that hardware provides. |
| Write | Software can write a value that is available for hardware usage. |
| Read, Write | Software can write a value and read it back. The written value is available for hardware usage. |
| Write-pulse | Software can write a value that is asserted for one clock cycle in hardware. |
| Read, Write-pulse | Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware. |
This module does not have any registers.
The following constants are part of the register interface.
| Name | Value | Description |
|---|---|---|
| supports_pre_filtering | True | Will indicate True if the module supports data pre-filtering. |
| is_release_version | False |