Documentation of caesar registers

This document is a specification for the register interface of the FPGA module caesar.

This file is automatically generated by hdl-registers version 6.0.2-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2024-10-03 20:52 at commit 32af2301489cab59. Register hash 7c13846493994dad03b80d0ee1c1a9ee3d977e92.

Register modes

The following register modes are available.

Mode Description
Read Software can read a value that hardware provides.
Write Software can write a value that is available for hardware usage.
Read, Write Software can write a value and read it back. The written value is available for hardware usage.
Write-pulse Software can write a value that is asserted for one clock cycle in hardware.
Read, Write-pulse Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware.

Registers

The following registers make up the register map.

Name Index Address Mode Default value Description
config 0 0x0000 Read, Write 0x1 Configuration register.
  enable   0 0b1 Enable data passthrough.
  invert   1 0b0 Optionally enable inversion of data.

Constants

This module does not have any constants.