This document is a specification for the register interface of the FPGA module caesar.
This file is automatically generated by hdl-registers version 6.2.1-dev2. Code generator HtmlPageGenerator version 1.0.0. Generated 2024-12-29 20:51 at commit c518991abac6. Register hash 0714452eca8344345f74c255d84afc12334b4cb9.
The following register modes are available.
| Mode | Description |
|---|---|
| Read | Software can read a value that hardware provides. |
| Write | Software can write a value that is available for hardware usage. |
| Read, Write | Software can write a value and read it back. The written value is available for hardware usage. |
| Write-pulse | Software can write a value that is asserted for one clock cycle in hardware. |
| Read, Write-pulse | Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware. |
This module does not have any registers.
The following constants are part of the register interface.
| Name | Value | Description |
|---|---|---|
| clock_frequency_hz | 156250000.0 | The frequency in Hertz of the system clock. |
| division_factor | 8.125 |