Documentation of caesar registers

This document is a specification for the register interface of the FPGA module caesar.

This file is automatically generated by hdl-registers version 6.1.1-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2024-12-01 20:51 at commit 2ca830a4377d1e32. Register hash c2412eacf08bbf54a4f274f2d5acaec28407a34e.

Register modes

The following register modes are available.

Mode Description
Read Software can read a value that hardware provides.
Write Software can write a value that is available for hardware usage.
Read, Write Software can write a value and read it back. The written value is available for hardware usage.
Write-pulse Software can write a value that is asserted for one clock cycle in hardware.
Read, Write-pulse Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware.

Registers

The following registers make up the register map.

Name Index Address Mode Default value Description
config 0 0x0000 Read, Write 0x1 Configuration register.
  severity_level   1:0 warning Run-time configuration of severity.

Can be set to the following values:
info (0):
Informational message. Is not considered an error.
warning (1):
Warning message. Is not considered an error.
error (2):
Error message. Is considered an error.
failure (3):
Failure message. Is considered an error.
  packet_source   3:2 streaming Set input mux.

Can be set to the following values:
streaming (0):
Process incoming streaming data.
dma (1):
Read packets from DMA.
none (2):
Don't send anything.

Constants

This module does not have any constants.