Documentation of caesar registers

This document is a specification for the register interface of the FPGA module caesar.

This file is automatically generated by hdl-registers version 7.3.1-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2025-04-01 20:50 at Git commit 228a22928e9a. Register hash ab4682176503ca21e3d1e995f4fb0f197c8c3ae8.

Register modes

The following register modes are available.

Mode Description

Read

Software can read a value that hardware provides.

Write

Software can write a value that is available for hardware usage.

Read, Write

Software can write a value and read it back. The written value is available for hardware usage.

Write-pulse

Software can write a value that is asserted for one clock cycle in hardware.

Read, Write-pulse

Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware.

Registers

This module does not have any registers.

Constants

The following constants are part of the register interface.

Name Value Description

base_address

0xA_0000_0000

Base address for this module on the register bus.

data_mask

0b1100_1111