This document is a specification for the register interface of the FPGA module caesar.
This file is automatically generated by hdl-registers version 7.3.1-dev. Code generator HtmlPageGenerator version 1.0.0. Generated 2025-04-05 20:51 at Git commit b92359214e72. Register hash c83f525983f77e564392d497a0e46d153aded549.
The following register modes are available.
| Mode | Description |
|---|---|
Read |
Software can read a value that hardware provides. |
Write |
Software can write a value that is available for hardware usage. |
Read, Write |
Software can write a value and read it back. The written value is available for hardware usage. |
Write-pulse |
Software can write a value that is asserted for one clock cycle in hardware. |
Read, Write-pulse |
Software can read a value that hardware provides. Software can write a value that is asserted for one clock cycle in hardware. |
The following registers make up the register list.
| Name | Index | Address | Mode | Default value | Description |
|---|---|---|---|---|---|
interrupt_status |
0 |
0x0000 |
Read, Write-pulse |
0x0 |
Interrupt status for my module. |
overflow |
0 |
0b0 |
Too high data rate. |
||
underflow |
1 |
0b0 |
Too low data rate. |
||
interrupt_mask |
1 |
0x0004 |
Read, Write |
0x0 |
Enable or disable interrupts by setting bitmask. |
conf |
2 |
0x0008 |
Read, Write |
0x0 |
Generic configuration register. |
This module does not have any constants.